RCSL Researchers

Principal Investigators

Dr. George Floros

Dr. George Floros

Lead Investigator

VLSI for Custom Chips

Leads the VLSI for Custom Chips research area, spanning EDA, VLSI design techniques, semiconductor device modelling, circuit simulation, IC thermal analysis, and long-term reliability for modern programmable systems.

Postdoctoral Researchers


hareesh.jpeg

Post-doctoral Researcher

RCSL, TCD

Dr Hareesh V is joining our team as a Post-doctoral fellow in February, 2024. He completed his PhD in VLSI & Signal Processing from the National Institute of Technology, Calicut, India in 2022. Hareesh has over 3 years of experience in the industry as a Digital Design and Verification Engineer and was leading the AI Processor Design and Verification project launched by the Ministry of Electronics & Information Technology, India. Hareesh will be leading our contributions to the Horizon EU project, EMERALD - AI and Process Automation for Sustainable Entertainment and Media.


bharath.jpg

Post-doctoral Researcher

RCSL, TCD

Bharathkumar Hegde is a Post-doctoral fellow in the Hamonic-AI project funded by SEAI. He worked on developing a safe and efficient lane change controller for Connected and Autonomous Vehicles (CAVs) as a PhD scholar at Trinity College Dublin. He is also an MSc Computer Science graduate from Trinity College Dublin, specialising in Data Science and Artificial Intelligence. Bharath has over 5 years of industry experience as a distributed systems software developer at Commvault Systems.

PhD Students


eashan.png

Third Year PhD (part-time)

RCSL, TCD

Eashan Wadhwa is an integrated Master of Enginering (MAI) graduate from Trinity College Dublin and is an engineer at ARM Ltd, Cambridge, UK (formerly with Intel’s VPU team at Ireland). Eashan is pursing a part-time PhD degree in RCSL, TCD. His PhD research explores design tool optimisations and extensions for accelerating design turnaround times for system-on-chip style architectures, and aims to jointly optimise application and system architecture during the system design phase.


anneliese.jpg

First Year PhD (joint supervision)

RCSL, TCD

Anneliese Walsh is a PhD candidate under the joint supervision of Dr. Alejandro Lopez Valdez (lovalab.net) and myself. Anneliese is the recipient of the highly competitive Trinity Research Scholarship award to support her PhD studies. Her research explores machine learning methods to predict brain age gap and early detection of neuro degenerative diseases using ear EEG data. She is an integrated Master of Enginering (MAI) graduate from Trinity College Dublin.


changhong.png

First Year PhD

RCSL, TCD

Changhong Li is an MSc Electronic and Information graduate from Trinity College Dublin and has recently joined our group to pursue a PhD degree. He is funded through the SEAI project Harmonic-AI. His research will explore light-weight machine learning techniques for embedded and decentralised harmonic prediction, and along the way, develop optimisation techniques for hardware-friendly model generation and deployment for low-power distributed intelligent systems.


aravindg.jpg

First Year PhD (part-time)

RCSL, TCD

Aravind Govindaraju is an MSc Electronic and Information graduate from Trinity College Dublin and has recently joined our group to pursue a part-time PhD degree. He is in full-time employment with Synopsys Inc., Ireland, as a Sr. Engineer in Digital ASIC Design.

Masters Research Students and Alumni


Current Masters Research Students

  • Nise O’Cuill, Integrated Masters (MAI)
  • Eva Chauffour, Integrated Masters (MAI)
  • Richard Kiernen, MSc Electronic Information Engineering

Alumni

  • Dr. Shashwat Khandelwal, PhD, first PhD graduate from RCSL, TCD, currently at ARM.
  • Keith Ahern, Integrated Masters (MAI)
  • Rosa Fernandez, Integrated Masters (MAI)
  • Xinlan Lin, MSc Electronic Information Engineering
  • Shih-Han Hu, MSc Electronic Information Engineering
  • Jiazheng Wang, MSc Electronic Information Engineering
  • Oscar Toomey, Integrated Masters, starting PhD at ETH, Zurich.
  • Peter O’Flynn, Integrated Masters, currently at Optiver, Netherlands.
  • Aparna Ramdoss, MSc Electronic Information Engineering.
  • Changhong Li, MSc Electronic Information Engineering.
  • Emmet Murphy, Integrated Masters, currently pursuing PhD at ETH, Zurich.
  • Cornell Castelino, Integrated Masters, currently at Analog Devices, Ireland.
  • Abhishek Dutta Gupta, MSc Electronic Information Engineering, pursuing PhD at Universidad Carlos III de Madrid (UC3M), Spain.
  • Atul Redekar, MSc Electronic Information Engineering, currently at BD, Limerick, Irelad.
  • Daniel Flood, Integrated Masters, currently with Geneva Trading, Dublin, Ireland.
  • Jason Boyle, Integrated Masters, currently at Microchip, Dublin, Ireland.
  • Nasir Said, Integrated Masters, currently at Virtu Financial, Ireland.
  • Aravind Raj, MSc Electronic Information Engineering, currently at Synopsys, Dublin.
  • Donal Lyons, Integrated Masters, currently at SIG, Dublin, Ireland
  • Conor McNally Integrated Masters, currently at AMD, Dublin, Ireland.
  • Eashan Wadhwa, Integrated Masters, currently at Intel, Ireland.
  • Cian Wallnutt, Integrated Masters, currently at Coca-Cola, Ireland.
  • Anushree Sawant, MSc Electronic Information Engineering, currently at Intel, Ireland.
  • Siddhi Gaikwad, MSc Electronic Information Engineering, currently at Intel, Ireland.